Timing Diagrams for AXI lite Slave connected IP component
What is AXI Lite? - YouTube
Creating example project with AXI4 Lite peripheral in Xilinx Vivado - ift
AXI-Full and AXI-Lite Interfaces - Logic Fruit Technologies
Buidilng an AXI-Lite slave the easy way
HOW TO CREATE an AXI4-FULL CUSTOM IP with AXI4-LITE and UART INTERFACES in VIVADO – Mehmet Burak Aykenar
Deploy Model with AXI-Stream Interface in Zynq Workflow - MATLAB & Simulink - MathWorks France
AXI4-Lite
If someone is looking for how to design AXI Lite system, then here's the axi lite master specification. I wrote the AXI Lite master part in verilog. I have used AXI Stream
Figure 7 from A 32-bit RISC-V AXI4-lite bus-based microcontroller with 10-bit SAR ADC | Semantic Scholar